Intel claims 'unprecedented' boost in chip architecture

New 22-nanometer chip to increase speed, reduce power, keep Moore's Law alive

Intel has announced "unprecedented" improvements in its processing chips, with a new 22-nanometer architecture that promises to increase speed while lowering power consumption.

The improved capabilities are accomplished by rearchitecting the transistor and moving to a tri-gate design, company officials said. This change allows Intel to shift to a 22-nanometer process, which doubles the transistor's density. The new chip's performance goes beyond what Intel could have achieved with a 22-nm process using the older planar design found in its current 32-nm products, the officials explained.

Performance is maintained at lower voltages, where transistor gate delay can be reduced (and frequency increased) by as much as 37 percent. Power consumption can be cut 50 percent or more using the new architecture, according to the company.

Related story:

Intel's Oak Trail processors designed for tablets

Intel representatives at today's press event wouldn't specify the initial clock speeds or other performance data for chips using the new architecture. However, they generally claimed that the chips would be markedly more powerful while consuming less power, even for mobile devices.

"The gains these transistors provide are really unprecedented," said Bill Holt, senior vice president and general manager of Intel's technology and manufacturing group, speaking at the press conference today. "We're going to be able to provide better performance and lower power at the same time and continue this on the historical pace and even improve it. These benefits will extend across our entire product line, from our highest performance products to the smallest handheld devices."

Holt said the 3-D tri-gate architecture, which has been in development for about 10 years, will allow Intel to sustain its historical pace of development following Moore's Law, which predicts a doubling of the number of transistors that can be packed into a given area on a chip every two years or so.

"This transition to 3-D devices will help us continue Moore's Law," he said. "Clearly you can pack more things into the same space if you begin to go up as opposed to just sideways. So this will help us continue the scaling that drives the cost benefit."

He said the new architecture will also take that even further with additional gains in the area of power savings.

"Moore's Law scaling and the march of technology has always provided a benefit in terms of active power reduction," he said. "The challenge in more recent generations has been continuing that. The fact is, with this new 3D device, we will actually increase the power savings that are available, more so than we've seen in past generations. So not only are we able to continue our traditional scaling, but we can actually provide an increased benefit in terms of active power reduction."

The move to the 22-nm process is currently underway. Intel demonstrated working systems -- a laptop and a desktop system -- running on the "Ivy Bridge" architecture. Ivy Bridge is the successor to the Sandy Bridge microarchitecture used in current-generation Intel devices. The laptop Intel showed today was no more compact than notebooks currently on the market, but Dadi Perlmutter, executive vice president of Intel's architecture group, said the Ivy Bridge architecture could allow laptops to become "wafer thin."

Company representatives said Intel will be upgrading five fabrication facilities -- two in Arizona, two in Oregon, and one in Israel -- over the next one to two years to allow it to ramp up production. Possibly, the first end user devices using the new chips could appear by late 2012.

Chips will be designed initially for servers and other traditional computers. But the 22-nm process will also make its way into Atom-based SOCs (systems on chip) designed for smart phones and tablets. Company representatives said they wouldn't discuss Intel's plans for the mobile/handheld device market at this point. However, Intel Senior Fellow Mark Bohr pointed out that the new architecture results in "10 times lower [power] leakage," an important factor for handhelds, as well as "greater active power savings when set at a lower threshold voltage."

Detailed information about the new architecture can be found in a PDF document Intel prepared. It can be downloaded here.

About the Author

Dave Nagel is the executive editor for 1105 Media's educational technology online publications and electronic newsletters.


  • Records management: Look beyond the NARA mandates

    Pandemic tests electronic records management

    Between the rush enable more virtual collaboration, stalled digitization of archived records and managing records that reside in datasets, records management executives are sorting through new challenges.

  • boy learning at home (Travelpixs/

    Tucson’s community wireless bridges the digital divide

    The city built cell sites at government-owned facilities such as fire departments and libraries that were already connected to Tucson’s existing fiber backbone.

Stay Connected